
Kazuko INUZUKA et al.
Synchronous Semiconductor Memory...
EV 325 217 412 US
5 Drawing Sheets; Sheet 1 of 5



## 1st Command

Function	Symbol	Pin name						
		/cs	FN (/RAS)	A14 (/WE)	A13 (/CAS)	BA1-0	A12-0	
Deselect	DESL	Н	Х	Х	Х	Х	Х	
Read with Auto-close	RDA	L	Н	UA	UA	BA	UA	
Write with Auto-close	WRA	L	L	UA	UA	BA	UA	

FIG. 2A PRIOR ART


## 2nd Command (1clock after from RDA or WRA command)

Function	Symbol	Pin name						
		/cs	FN (/RAS)	A14 (/WE)	A13 (/CAS)	BA1-0	A12-0	
Lower Address Latch	LAL	Н	Х	Х	Χ	Χ	LA	
Mode Register Set*	MRS	L	Х	L	L	٧	٧	
Auto-Refresh	REF	L	Х	Х	Х	Χ	X	


Note\* BA0=L select Standard Mode Register and BA0=H does Extended Mode Register

FIG. 2B PRIOR ART

Kazuko INUZUKA et al.
Synchronous Semiconductor Memory...
EV 325 217 412 US
5 Drawing Sheets; Sheet 2 of 5




Hogan & Hartson 81/90.0296 Kazuko INUZUKA et al. Synchronous Semiconductor Memory... EV 325 217 412 US 5 Drawing Sheets; Sheet 3 of 5



Hogan & Hartson 81790.0296 Kazuko INUZUKA et al. Synchronous Semiconductor Memory... EV 325 217 412 US

5 Drawing Sheets; Sheet 4 of 5



Hogan & Hartson 81790.0296 Kazuko INUZUKA et al. Synchronous Semiconductor Memory... EV 325 217 412 US 5 Drawing Sheets; Sheet 5 of 5

